An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floorplanning-Reference-Cited by-同舟云学术

An adaptive hybrid memetic algorithm for thermal-aware non-slicing VLSI floorplanning

Published:2017-06 Issue: Volume:58 Page:245-252
ISSN:0167-9260
Container-title:Integration
language:en
Short-container-title:Integration

Author:

Chen Jianli,Liu Yan,Zhu Ziran,Zhu Wenxing

Funder

National Natural Science Foundation of China

Distinguished Young Scholars Foundation of FuJian Provincial Educational Committee

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference22 articles.

1. T.C. Chen, Y.W. Chang, Chapter 10: Floorplanning, Electronic Design Automation: Synthesis, Verification, and Testing, 2008, 575–634.

2. C.J. Alpert, D.P. Mehta, Handbook of Algorithm for Physical Design Automation, Auerbach Publications, New York, 2008, 139–257.

3. Vlsi module placement based on rectangle-packing by the sequence pair;Murata;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,1996

4. Tcg: a transitive closure graph based representation for general floorplans;Lin;IEEE Trans. Very Large Scale Integr. Syst.,2005

5. X. Hong, G. Huang, T. Cai, J. Gu, S. Dong, C. K. Chen, J. Gu, Corner block list: An effective and efficient topological representation of non-slicing floorplanning, ACM/IEEE Design Automatic Conference, 2000, 8–12.

Cited by 36 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Case Study on Lee’s Algorithm: Modified Routing Protocol to Route Data on ASIC with Evaluation of Timing Constraints;2024 IEEE 9th International Conference for Convergence in Technology (I2CT);2024-04-05

2. A new representation in 3D VLSI floorplan: 3D O-Tree;Genetic Programming and Evolvable Machines;2024-04-01

3. Linear programming-based multi-objective floorplanning optimization for system-on-chip;The Journal of Supercomputing;2023-12-14

4. Multi-objective Floorplanning optimization engaging dynamic programming for system on chip;Microelectronics Journal;2023-10

5. P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs;2023 IEEE 36th International System-on-Chip Conference (SOCC);2023-09-05