Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder-Reference-Cited by-同舟云学术

Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder

Author:

Sun Yang,Cavallaro Joseph R.

Funder

US National Science Foundation

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference48 articles.

1. Evolved Universal Terrestrial Radio Access (EUTRA) and Evolved Universal Terrestrial Radio Access Network (EUTRAN), 3GPP TS 36.300.

2. General UMTS Architecture, 3GPP TS 23.101 version 7.0.0, June 2007.

3. LTE-advanced—evolving LTE towards IMT—advanced;Parkvall,2008

4. Multiplexing and channel coding, 3GPP TS 36.212 version 8.4.0, September 2008.

5. Near shannon limit error-correcting coding and decoding: turbo-codes;Berrou,1993

Cited by 55 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. FPGA Implementation of Reconfigurable Address Generator for Various Standard Interleaver in Xilinx FPGA;2024 2nd International Conference on Intelligent Data Communication Technologies and Internet of Things (IDCIoT);2024-01-04

4. FPGA Implementation Of Reconfigurable Address Generator For Various Standard Interleaver;2023 International Conference on Intelligent and Innovative Technologies in Computing, Electrical and Electronics (IITCEE);2023-01-27