Author:
Yaghini Pooria M.,Eghbal Ashkan,Bagherzadeh Nader
Subject
Electrical and Electronic Engineering,Hardware and Architecture,Software
Reference40 articles.
1. J.H. Bahn, N. Bagherzadeh, A generic traffic model for on-chip interconnection networks, in: International Workshop on Network-on-Chip Architectures, 2009, pp. 22–29.
2. Networks on chips;Benini;Computer,2002
3. S. Borkar, Thousand core chips: a technology perspective, in: Proceedings of the 44th Annual Design Automation Conference, 2007, pp. 746–749.
4. S. Borkar, The exascale challenge, in: International Symposium on VLSI Design Automation and Test, VLSI-DAT, 2010, pp. 2–3.
5. Power, thermal, and reliability modeling in nanometer-scale microprocessors;Brooks;Micro, IEEE,2007
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献