A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates-Reference-Cited by-同舟云学术

A novel design of a ternary coded decimal adder/subtractor using reversible ternary gates

Published:2018-06 Issue: Volume:62 Page:353-361
ISSN:0167-9260
Container-title:Integration
language:en
Short-container-title:Integration

Author:

Panahi Mohammad Mehdi,Hashemipour Omid,Navi Keivan

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference27 articles.

1. Irreversibility and heat generation in the computational process;Landauer;IBM J. Res. Dev.,1961

2. Reversible energy recovery logic circuits and its 8 phase clocked power generator for ultra-low-power applications;Joonho;IEICE Trans. Electron.,1999

3. CMOS VLSI Design, a Circuits and Systems Perspective;Weste,2011

4. Quantum Computation and Quantum Information;Nielsen,2000

5. Logical reversibility of computation;Bennett;IBM J. Res. Dev.,1973

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design implementations of ternary logic systems: A critical review;Results in Engineering;2024-09

2. Efficient realization of quantum balanced ternary reversible multiplier building blocks: A great step towards sustainable computing;Sustainable Computing: Informatics and Systems;2023-12

3. Novel qutrit circuit design for multiplexer, De-multiplexer, and decoder;Quantum Information Processing;2022-12-09

4. Novel Feynman-Based Reversible and Fault-Tolerant Nano-communication Arithmetic Architecture Based on QCA Technology;SN Computer Science;2021-08-20

5. Towards designing quantum reversible ternary multipliers;Quantum Information Processing;2021-07