1. Strained Si, SiGe, and Ge channels for high mobility metal-oxide-semiconductor field effect transistors;Lee;J. Appl. Phys.,2005
2. Defect reduction of GaAs epitaxy on Si (001) using selective aspect ratio trapping;Li;Appl. Phys. Lett.,2007
3. Impact of SOI, Si1−xGexOI and GeOI substrates on CMOS compatible tunnel FET performance;Mayer,2008
4. Localized SOI logic and bulk I/O devices co-integration for low power system-on-chip technology;Huguenin,2010
5. A 90 nm CMOS integrated nano-photonics technology for 25 Gbps WDM optical communications applications;Assefa,2012