1. Hinkelmann, H., Peter Zipf., Jia Li., Guifang Liu., Manfred Glesner., Feb. 2009. “On the design of reconfigurable multipliers for integer and Galois field multiplication, Microprocessors and Microsystems, Vol. 33, p. 2.
2. Kitsos, P., Theodoridis, G., Koufopavlou, O., Oct. 2003. “An efficient reconfigurable multiplier Architecture for Galois field GF (2m),” Microelectronics Journal, Vol. 34, p. 975.
3. William Stallings., 2005. Cryptography and Network Security Principles and Practices, Fourth Edition, Prentice Hall.
4. Shu Lin., Daniel J., Costello., 1983. Error Control Coding: Fundamentals and Applications, Prentice Hall.
5. Senthilpari, C., Singh, A.K., Diwakar, K., May 2008 “Design of a low power high Performance 8 ¥ 8 bit multiplier using a Shannon-based adder cell,” Microelectronics Journal; Vol. 39, p. 812.