1. Built-in self-test techniques;McCluskey;IEEE Design Test Comput.,1985
2. A concurrent BIST architecture based on a selftesting RAM;Voyiatzis;IEEE Trans. Rel.,2005
3. A concurrent testing technique for digital circuits;Saluja;IEEE Trans. Comput. Aided Design Integr. Circuits Syst.,1988
4. Theory, analysis and implementation of an on-line BIST technique;Sharma;VLSI Design.,2002
5. K. K. Saluja, R. Sharma, and C. R. Kime. Concurrent comparative built-in testing of digital circuits. Dept. Electr. Comput. Eng., Univ. Wisconsin, Madison, WI, USA, Tech. Rep. ECE-8711. 1986.