1. Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs;Kumar;IEEE Trans. Electron Dev.,2004
2. Experimental 0.25-μm-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation technique;Ohno;IEEE Trans. Electron Dev.,1995
3. B. Yu, Y.J. Tung, S. Tang, E. Hui, T.-J.King, C. Hu, Ultra-thin-body silicon-on-insulator MOSFET’s for terabit-scale integration, in: Proceedings of the 1997 International Semiconductor Device, Research Symposium in Proc. Int. Semiconductor Device Research Symp, 1997, pp. 623–626.
4. V. Subramanian, J. Kedzierski, N. Lindert, H. Tam, Y. Su, J. McHale, K. Cao, T.-J. King, J. Bokor, C. Hu, A bulk-Si-compatible ultrathin-body SOI technology for sub-100nm MOSFETs, in Proc. Device Research Conf, 1999, pp. 28–29.
5. Analytical threshold voltage model for ultrathin SOI MOSFET’s including short-channel and floating-body effects;Adam;IEEE Trans. Electron Dev.,1999