1. H. Xu, E. Lampin, E. Dubois, S. Bardy, F. Murray, Impact of large tilt implantation on the threshold voltage of LDMOS transistors on SOI, Mater. Sci. Eng. B, 2005, pp. 323–326.
2. G. Ma, W. Burger, M. Shelds, High efficiency 0.4μm gate LDMOS power FET for low voltage wireless communications, in: Proceedings of the IEEE Microwave Theory Technical Society Symposium Dig., 1999, pp. 1195–1198.
3. Silicon-on-insulator devices for high voltage and power IC applications;Arnold;J. Electrochem. Soc.,1994
4. A.A. Orouji, H.A. Moghadam, A. Dideban, Double window partial SOI-LDMOSFET: a novel device for breakdown voltage improvement, Physica E: Low-dimensional Syst. Nanostruct. (2010) 498–502.