1. Rad-hard RISC-V SoC and ASIP ecosystems studies for high-energy physics applications;Andorno;J. Instrum.,2023
2. Readout chip with RISC-V microprocessor for hybrid pixel detectors;Skrzypiec;J. Instrum.,2023
3. Development of a large pixel chip demonstrator in RD53 for ATLAS and CMS upgrades;Conti;Proc. Sci.,2017
4. The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA, UCB/EECS-2011-62;Waterman,2011
5. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1, UCB/EECS-2016-118;Waterman,2016