1. N. Weste and K. Eshraghian, “Principles of CMOS digital design” Reading, MA: Addison-Wesley, pp. 304-307.
2. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low- power CMOS digital design,” IEEE J. Solid-State Circuits, vol. 27, pp. 473-484,Apr. 1992. D. Radhakrishnan, “Low voltage CMOS full adder cells,” Electronic letters, vol. 35, pp. 1792-1794, 1999.
3. A. P. Chandrakasan and R.W. Brodersen, “Minimizing power consumption in digital CMOS circuits,” Proc. IEEE, Apr. 1995, vol. 83, No. 4, pp. 498-523.
4. W. C. Athas and N. Tzartzanis, “Energy Recovery for Low Power CMOS”, Proc. Of 16th Conference on Advanced Research in VLSI, 1995, pp. 415-429.
5. Ricardo Gonzalez, Benjamin M. Gordon, and Mark A. Horowitz, “Supply and Threshold Voltage Scaling for Low Power CMOS”, IEEE J. Solid-State Circuits, Vol. 32, No. 8, Aug. 1997, pp. 1210-1216.