1. H. D. Lin and D. G. Messerschmit, “Algorithms and architectures for concurrent Viterbi decoding,” in Proc. IEEE Int. Conf. Commun.,
2. G. Fettweis and H. Meyr, “High rate Viterbi processor: A systolic array solution,” IEEE J. Sel. Areas Commun., 8, 8, 1520-1534,
3. G. Feygin, G. Gulak, and F. Pollar, “Survivor sequence memory management in Viterbi decoder,” in Proc. IEEE Int. Sym. Circuits Syst.,
4. Hybrid survivor path architectures for Viterbi decoders,” in Proc. Int. Conf. Acoust. Speech;Black;Signal Process.,1993
5. M. Boo, F. Arguello, J.D. Bruguera, R. Doallo, and E. L. Zapata, “High-performance VLSI architecture for the Viterbi algorithm,” IEEE Trans. Commun., vol. 45, no. 2, pp. 168-176, Feb. 1997.