1. Sustainable dual-level DVFS-enabled NoC with on-chip wireless links;Murray;Proceedings of the 14th International Symposium on Quality Electronic Design,2013
2. A survey of design techniques for system level dynamic power management;Benini;IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,2000
3. System level analysis of fast, per-core DVFS using on-chip switching regulators;Kim;Proceedings of the International Symposium on High Performance Computer Architecture,2008
4. A voltage-frequency island aware energy optimization framework for networks-on-chip;Jang;IEEE/ACM Int. Conf. Comput. Aided Des.,2008
5. Variation-adaptive feedback control for networks-on-chip with multiple clock domains;Ogras;45th ACM/IEEE Design Automation Conference,2008