1. Efficient hardware realization of truncated multipliers using FPGA;Rais;Int. J. Appl. Sci.,2009
2. A.A. Fayed. M.A. Bayoumi, A novel architecture for low-power design of parallel multipliers, in: Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems, 2001, pp. 149–154. IEEE.
3. A performance comparison study on multiplier designs;Lee,2010
4. Understanding sigma-delta modulation: the solved and unsolved issues;Reiss;J. Audio Eng. Soc.,2008
5. Multistage sigma-delta modulation;Chou;IEEE Trans. Inf. Theory,1989