1. Electrical modeling and characterization of through silicon via for three-dimensional ICs;Katti;IEEE Trans. Electron. Dev.,2010
2. Impact of oxide liner properties on TSV Cu pumping and TSV stress;Messemaeker,2015
3. TSV unit processes and integration;Ramaswami,2014
4. Development of 3D-packaging process technology for stacked memory chips;Mitsuhashi;MRS Proceedings,2011
5. 3D-integration of silicon devices: a key technology for sophisticated products;Klumpp,2010