The Future of Formal Methods and GALS Design-Reference-Cited by-同舟云学术

The Future of Formal Methods and GALS Design

Published:2009-08 Issue: Volume:245 Page:115-134
ISSN:1571-0661
Container-title:Electronic Notes in Theoretical Computer Science
language:en
Short-container-title:Electronic Notes in Theoretical Computer Science

Author:

Stevens Kenneth S.,Gebhardt Daniel,You Junbok,Xu Yang,Vij Vikas,Das Shomit,Desai Krishnaji

Publisher

Elsevier BV

Subject

General Computer Science,Theoretical Computer Science

Reference41 articles.

1. Implementation of the data-flow synchronous language signal;Amagbegnon,1995

2. Chain: A Delay-Insensitive Chip Area Interconnect;Bainbridge;IEEE Micro,2002

3. GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links;Campobello,2006

4. Coates, W.S., J.K. Lexau, I.W. Jones, S.M. Fairbanks and I.E. Sutherland, FLEETzero: An Asynchronous Switching Experiment, in: 7th International Symposium on Asynchronous Circuits and Systems, 2001, pp. 173–182

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Towards Resilient Quasi Delay Insensitive Conditional Control Elements;2023 26th Euromicro Conference on Digital System Design (DSD);2023-09-06

2. ζ: A Novel Approach for Mitigating Single Event Transient Effects in Quasi Delay Insensitive Logic;2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC);2023-07-16

3. SET Effects on Quasi Delay Insensitive and Synchronous Circuits;2023 IEEE European Test Symposium (ETS);2023-05-22

4. Towards Resilient QDI Pipeline Implementations;2022 25th Euromicro Conference on Digital System Design (DSD);2022-08

5. An extension of the taxonomy of persistent and nonviolent steps;Information Sciences;2017-07