Author:
Yang Suwen,Greenstreet Mark R.
Subject
General Computer Science,Theoretical Computer Science
Reference5 articles.
1. Wave-pipelining: a tutorial and research survey;Burleson;IEEE Transactions on VLSI Systems,1998
2. A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture;Chappell;IEEE Journal of Solid-State Circuits,1991
3. A.E. Dooply and K.Y. Yun. Optimal clocking and enhanced testability for high-performance self-resetting domino pipelines. In Proceedings of the Twentieth Anniversary Conference on Advanced Research in VLSI, pages 220–214, Mar. 1999
4. B.D. Winters and M. R. Greenstreet. A negative-overhead, self-timed pipeline. In Proceedings of the Eigth International Symposium on Asynchronous Circuits and Systems, pages 32–41, Manchester, UK, Apr. 2002
5. Surfing: A robust form of wave pipelining using self-timed circuit techniques;Winters;Microprocessors and Microsystems,2003
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献