Author:
Bhattacharya S.,Nasipuri M.
Subject
Hardware and Architecture,Software
Reference5 articles.
1. I. Koren, I. Peled, The concept and implementation of data driven processor arrays, IEEE Computer, July 1987, 102–103
2. W. Najjar, J.-L. Gaudiot, Multilevel executions in Dataflow architectures, 1987 International conference on parallel processing, 1987, 32–37
3. S. Bhattacharya, VAL-like array handling in a Double-Grain Graph-Executing array, National seminar on parallel computer systems and their applications, Indian Physical Society, 1990, 117–138
4. Naohisa Takahasi, Makoto Amamiya, A Dataflow processor array system: Design and analysis, 10th Annual international symposium on computer architecture, 1983, 243–250
5. John Gurd, Wim Böhm, Yon Meng Teo, Performance issues in Dataflow machines, In: Future generations computer systems, Elsevier Science Publishers B.V. vol 3, 1987, 285–297
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献