Author:
Strollo A.G.M,Napoli E,De Caro D
Reference17 articles.
1. Low-power CMOS digital design;Chandrakasan;IEEE Journal of Solid-State Circuits,1992
2. Precomputation-based sequential logic optimization for low power;Alidina;IEEE Transactions on VLSI Systems,1994
3. Reducing switching activity on dathpath buses with control-signal gating;Kapadia;IEEE Journal of Solid-State Circuits,1999
4. Guarded evaluation: pushing power management to logic synthesis/design;Tiwari;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998
5. V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, F. Baez, Reducing power in high-performance microprocessors, Proceedings of the Design Automation Conference, 1998, pp. 732–737.
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献