1. Z. Abbas, V. Genua, M. Olivieri, A novel logic level calculation model for leakage currents in digital nano CMOS circuits, in: Proceedings of the 7th Conference on PhD Research in Microelectronics & Electronics, 3–7 July, Madonna di Campiglio, Trento, Italy.
2. Leakage current reduction in CMOS VLSI circuits by input vector control;Abdollahi;IEEE Trans. Very Large Scale Integration (VLSI) Systems,2004
3. Leakage power analysis and reduction for nanoscale circuits;Agarwal;IEEE Micro,2006
4. M.W. Dunga, W. Yang, X. Xi, J. He, W. Liu, M. Cao, X. Jin, J. Ou, M. Chan, A.M. Niknejad, C. Hu, Bsim 4.6.1 Mosfet Model – User's Manual (Technical Report), EECS Department, University of California, Berkeley, 2007.
5. International Technology Roadmap for Semiconductors. International SEMATECH, Austin, TX. 〈http://public.itrs.net〉.