Author:
Whelan A.,Joshi Y.,King W.
Reference16 articles.
1. S. Gurrum, Y. Joshi, W. King, K. Ramakrishna, M. Gall. A compact approach to on-chip interconnect heat conduction modeling using the finite element method. ASME J. Electron. Pack., 2007, accepted.
2. A novel compact method for thermal modeling of on-chip interconnects based on the finite element method;Gurrum;ASME, EEP, Electron. Photon. Pack., Electr. Syst. Photon. Des. Nanotechnol.,2003
3. Scaling analysis of multilevel interconnect temperatures for high performance ICs;Im;IEEE Trans. Electron Dev.,2005
4. Thermal stresses in 3D IC inter-wafer interconnects;Zhang;Microelectron. Eng.,2005
5. A structure oriented compact thermal model for multiple heat source ASIC's;Augustin;Microelectron. J.,2005