Author:
Maiti M.,Majumder A.,Chakrabartty S.,Song H.,Bhattacharyya B.K.
Funder
Ministry of Electronics and Information Technology (MEITY), Government of India
Reference42 articles.
1. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector;Savoj;IEEE J. Solid State Circ.,2001
2. A 0.5-/spl mu/m CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling;Yang;IEEE J. Solid State Circ.,1998
3. Oscillation frequency in CML and ESCL ring oscillators;Alioto;IEEE Trans. Circ. Syst. I: Fundam. Theor. Appl.,2001
4. A 2-GHz 1.6-mW phase-locked loop;Razavi;IEEE J. Solid State Circ.,1997
5. A 2.4 GHz voltage controlled oscillator for wireless communication in CMOS technology;Rani;Int. J. Electron. Commun. Comput. Technol.,2012
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献