1. Enhanced leakage reduction techniques using intermediate strength power gating;Singh;IEEE Transactions on Very Large Scale Integrated Systems,,2007
2. Experimental measurement of a novel power gating structure with intermediate power saving mode;Kim,2004
3. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits;Roy;Proceedings of the IEEE,,2003
4. A 280mV-to-1.2 V wide-operating-range IA-32 processor in 32nm CMOS;Jain,2012
5. CMOS logic design with independent-gate FinFETs;Muttreja,2007