1. All Digital Phase Locked Loop Design and Implementation;Babu,2009
2. FPGA based high resolution time to digital converter;Kamat,2012
3. All-digital phased-locked loop with local passive interpolation time-to-digital converter based on a tristate inverter;Kim,2012
4. A multi-chain merged tapped delay line for high precision time-to-digital converters in FPGAs;Wang;IEEE Transactions on Circuits and Systems II: Express Briefs,2017
5. Time-to-digital converter for frequency synthesis based on a digital bang-bang DLL;Zanuso;IEEE Transactions on Circuits and Systems I: Regular Papers,2009