Author:
Thulasiraman Deepanraj,Gaggatur Javed S.
Reference11 articles.
1. A 6.0-mW 10.0-Gb/s receiver with switched-capacitor summation DFE;Emami-Neyestanak;IEEE J. Solid State Circuits,2007
2. A 1.25-12.5 Gbps adaptive CTLE with asynchronous statistic eye-opening monitor;Cai;J. Electri. Computer Eng.,2018
3. L. Pantoli, V. Stornelli, g. leuzzi, A low-voltage low-power 0.25 m integrated single transistor active inductor-based filter, Analog Integr. Circuits Signal Process. 87. doi:10.1007/s10470-016-0727-z.
4. A 1.25-20GHz wide tuning range frequency synthesis for 40-Gb/s SerDes application;Gaggatur,2019
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献