Author:
Pakniat Hossein,Yavari Mohammad
Reference24 articles.
1. Y.-S. Shu, J.-Y. Tsai, P. Chen, T.-Y. Lo, and P.-C. Chiu, A 28fJ/conv-step CT ΔΣ modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer, in ISSCC Digest Technical Papers, February 2013, pp. 268–270.
2. Design techniques for wideband single-bit continuous-time ΣΔ-modulators with FIR feedback DACs;Shettigar;IEEE J. Solid-State Circuits,2012
3. P. Witte, J.G. Kauffman, J. Becker, Y. Manoli, and M. Ortmanns, A 72dB-DR ΔΣ CT modulator using digitally estimated auxiliary DAC linearization achieving 88fJ/conv in a 25MHz BW, in ISSCC Digest Technical Papers, February 2012, pp. 154–155.
4. V. Srinivasan, V. Wang, P. Satarzadeh, B. Haroun, and M. Corsi, A 20mW 61dB SNDR (60MHz BW) 1b 3rd-Order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS, in ISSCC Digest Technical Papers, February 2012, pp. 158–160.
5. An 8.5mW continuous-time ΣΔ modulator with 25MHz bandwidth using digital background DAC linearization to achieve 63.5dB SNDR and 81dB SFDR;Kauffman;IEEE J. Solid-State Circuits,2011
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献