1. Drive strength aware cell movement techniques for timing driven placement;Flach,2016
2. Timing driven gate duplication: complexity issues and algorithms;Srivastava,2000
3. Simultaneous driver sizing and buffer insertion usinga delay penalty estimation technique;Alpert;IEEE Trans. Comput. Aided Des. Integrated Circ. Syst.,2004
4. Fast interconnect synthesis with layer assignment;Li,2008
5. Benchmarking nanotechnology for high-performance and low power logic transistor applications;Chau,2004