Author:
Huang Hong-Yi,Wu Chun-Chieh,Luo Ching-Hsing
Reference20 articles.
1. An agile VCO frequency calibration technique for a 10-GHz CMOS PLL;Lin;IEEE J. Solid-State Circuits,2007
2. A. Tekin, M.R. Yuce, Wen-Tai Liu, Integrated VCO design for MICS transceivers, IEEE Custom Integrated Circuits Conference, 2006, pp. 765–768.
3. 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture;Zhinian Shu;IEEE J. Solid-State Circuits,2004
4. 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop;Tsung-Hsien Lin;IEEE J. Solid-State Circuits,2001
5. Gain-boosting charge pump for current matching in phase-locked loop;Choi;IEEE Trans. Circuits Systems II: Express Brief,2006
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献