1. A 22 nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors., Symposium on VLSI technology (VLSIT);Auth;IEEE.,2012
2. R. Xie, P. Montanini , K. Akarvardar, A 7 nm FinFET technology featuring EUV patterning and dual strained high mobility channels., IEEE international electron devices meeting (IEDM)., (2016) 2.7. 1-2.7. 4.
3. Atomic layer deposition (ALD) of metal gates for CMOS;Zhao;Appl. Sci.,2019
4. Scaling challenges of FinFET architecture below 40nm contacted gate pitch;Razavieh,2017
5. Control of dipole properties in high-k and SiO2 stacks on Si substrates with tricolor superstructure;Hotta;Appl. Phys. Lett.,2018