1. Reducing energy consumption of multiprocessor SoC architectures by exploiting memory bank locality;Kandemir;ACM Trans. Des. Autom. Electron. Syst.,2006
2. Cache aging reduction with improved performance using dynamically re-sizable cache;Mahmood,2014
3. Analysis of SRAM and eDRAM cache memories under spatial temperature variations;Meterelliyoz;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,2010
4. Instruction-level power dissipation in the Intel XScale embedded microprocessor;Varma;SPIEs 17th Annual Symposium on Electronic Imaging Science & Technology,2005
5. Optimizing L1 cache for embedded systems through grammatical evolution;Díaz Álvarez;Soft Comput.,2015