Fast and efficient address search in System-on-a-Programmable-Chip using binary trees-Reference-Cited by-同舟云学术

Fast and efficient address search in System-on-a-Programmable-Chip using binary trees

Published:2021-12 Issue: Volume:96 Page:107403
ISSN:0045-7906
Container-title:Computers & Electrical Engineering
language:en
Short-container-title:Computers & Electrical Engineering

Author:

Lázaro Jesús^ORCID,Bidarte Unai^ORCID,Muguira Leire^ORCID,Cuadrado Carlos,Jiménez Jaime^ORCID

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,General Computer Science,Control and Systems Engineering

Reference25 articles.

1. IEC 624393:2012 industrial communication network - high availability automation networks - Part3: Parallel redundancy protocol (PRP) and high-availability seamless redundancy (HSR),2012

2. Performance evaluation of industrial Ethernet protocols for networked control application;Wu;Control Eng Pract,2019

3. LH-CAM: Logic-based higher performance binary CAM architecture on FPGA;Ullah;IEEE Embedded Syst Lett,2017

4. XAPP1151: parameterizable content-addressable memory;Locke,2019

5. Huntley C, Antonova G, Guinand P. Effect of hash collisions on the performance of LAN switching devices and networks. In: Proceedings. 2006 31st IEEE conference on local computer networks; 2006. p. 280–4. https://doi.org/10.1109/LCN.2006.322112.

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Using FPGA-based content-addressable memory for mnemonics instruction searching in assembler design;The Journal of Supercomputing;2023-05-07

2. New Routines for Faster Balancing of AVL Trees;Lecture Notes in Networks and Systems;2023