1. Yield and cost challenges at 16 nm and beyond;Cappel;Solid State Technol.,2016
2. Contamination-Free Manufacturing for Semiconductors and Other Precision Products;Donovan,2001
3. Impact of surface preparation for n-type Si:P and p-type SiGe:B semiconductors on low resistance silicide contacts;Carr;Microelectron. Eng.,2017
4. C. Kodama, H. Ichikawa, K. Nakayama, T. Kotani, S. Nojima, S. Mimotogi, S. Miyamoto, A. Takahashi, Self-aligned double and quadruple patterning-aware grid routing with hotspots control, in: Proceedings of the IEEE/ACM Asia South Pac. Design Autom. Conference (ASPDAC), 2013, pp. 267–272.
5. K. Saga, T. Hattori, Characterization of trace organic contamination on silicon surfaces in semiconductor manufacturing, in: Proceedings of the ALTECH 2003 Anal. Diagn. Tech. Semicond. Mater., Devices, Processes 2003, 2003-03, pp. 136–149.