1. Parameterized block-based non-Gaussian statistical gate timing analysis;Abbaspour,2006
2. Computation and refinement of statistical bounds on circuit delay;Agarwal,2003
3. Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip;Akopyan;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2015
4. Statistical static timing analysis: How simple can we get?;Amin,2005
5. Neural network-based design approach for submicron MOS integrated circuits;Avci;Mathematics and Computers in Simulation,2008