1. Computer Architecture: A Quantitative Approach;Hennessy,2011
2. ITRS: The International Technology Roadmap for Semiconductors;Hoefflinger,2012
3. H. Iwai, Si mosfet roadmap for 22 nm and beyond, in: 2009 4th International Conference on Computers and Devices for Communication, CODEC, 2009, pp. 1–4.
4. Upset hardened memory design for submicron CMOS technology;Calin;IEEE Trans. Nucl. Sci.,1996
5. R. Baumann, The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction, in: Digest. International Electron Devices Meeting, 2002, pp. 329–332.