Author:
Pavanello Marcelo Antonio,Martino João Antonio,Dessard Vincent,Flandre Denis
Subject
Materials Chemistry,Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials
Reference9 articles.
1. Fully-depleted SOI CMOS for analog applications;Colinge;IEEE Trans Electron Dev,1998
2. Comparison of SOI versus bulk performances of CMOS micropower single-stage OTAs;Flandre;Electron Lett,1994
3. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA;Silveira;IEEE J Solid-State Circuits,1996
4. An asymmetric channel SOI nMOSFET for reducing parasitic effects and improving output characteristics;Pavanello;Electrochem Solid-State Lett,2000
5. Pavanello MA, Martino JA, Dessard V, Flandre D. The graded-channel SOI MOSFET to alleviate the parasitic bipolar effects and improve the output characteristics. Ninth International Symposium on Silicon-on-insulator Technology and Devices, 195th Electrochemical Society Meeting, Seattle, USA, 1999, p. 293–8
Cited by
50 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献