1. Cannella, E., Derin, O., Meloni, P., Tuveri, G., and Ste-fanov, T. (2012). Adaptivity support for mpsocs based on process migration in polyhedral process networks. VLSI Design. doi:10.1155/2012/987209.
2. A custom mpsoc architecture with integrated power management for real-time neural signal decoding;Carta;IEEE J. Emery. Sel. Topics Circuits Syst,2014
3. A coarse-grained reconfigurable wavelet denoiser exploiting the multi-dataflow composer tool;Carta;2013 Conference on Design and Architectures for Signal and Image Processing, Cagliari, Italy, October 8-10, 2013,2013
4. Massively parallel neural signal processing on a many-core platform;Chen;Computing in Science & Engineering,2011
5. Chen, T.C., Liu, W., and Chen, L.G. (2009). 128-channel spike sorting processor with a parallel-folding structure in 90nm process. In Circuits and Systems, 2009. IS CAS 2009. IEEE International Symposium on, 1253-1256. doi: 10.1109/ISCAS. 2009.5117990.