1. Multilevel inverter topology with modified pulse width modulation and reduced switch count;Thiyagarajan;Acta Polytech. Hungarica,2018
2. A. Chappa, S. Gupta, L. K. Sahu, S. P. Gautam and K. K. Gupta, “Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology”, IEEE Journal of Emerging and Selected Topics in Power Electronics, preprint, 2019, doi: 10.1109/JESTPE.2019.2955279
3. A New Topology of Multilevel Voltage Source Inverter to Minimize the Number of Circuit Devices and Maximize the Number of Output Voltage Levels;Ajami;J Electr Eng Technol,2013
4. Optimal Design of a New Cascaded Multilevel Inverter Topology With Reduced Switch Count;Siddique;IEEE Access,2019
5. A 13-Levels Module (K-Type) With Two DC Sources for Multilevel Inverters;Emad;IEEE Trans. Ind. Electron.,2019