Low energy, long sustainable and high-speed FIR filter based on truncated multiplier with SCG-HSCG adder-Reference-Cited by-同舟云学术

Low energy, long sustainable and high-speed FIR filter based on truncated multiplier with SCG-HSCG adder

Published:2022 Issue: Volume:61 Page:504-511
ISSN:2214-7853
Container-title:Materials Today: Proceedings
language:en
Short-container-title:Materials Today: Proceedings

Author:

Penchalaiah Usthulamuri,Siva Kumar V.G.

Publisher

Elsevier BV

Subject

General Medicine

Reference17 articles.

1. Low-power and area-efficient carry select adder;Ramkumar;IEEE Trans. VLSI Syst.,2012

2. Area–delay–power efficient carry-select adder;Mohanty;IEEE Trans. Circuits Syst. II,2014

3. Soniya, Suresh Kumar, A review of different type of multiplier and multipliers-accumulator unit, International Journal of Emerging Trends and Technology in Computer Science 2(4), August 2013.

4. Survey: performance analysis of FIR filter design using modified truncation multiplier with SQRT based carry select adder;Penchalaiah;Int. J. Eng. Technol., spc,2018

5. A facile approach to design truncated multiplier based on HSCG-SCG CSLA adder;Penchalaiah;Mater. Today: Proc.,2021

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. ASIC design of power and area efficient programmable FIR filter using optimized Urdhva-Tiryagbhyam Multiplier for impedance cardiography;Microprocessors and Microsystems;2024-06

2. Capricious Digital Filter Design and Implementation Using Baugh–Wooley Multiplier and Error Reduced Carry Prediction Approximate Adder for ECG Noise Removal Application;Circuits, Systems, and Signal Processing;2023-06-23

3. Design of recustomize finite impulse response filter using truncation based scalable rounding approximate multiplier and error reduced carry prediction approximate adder for image processing application;Concurrency and Computation: Practice and Experience;2023-01-30