1. Circuits Interconnections and Packaging for VLSI;Bakoglu,1990
2. Predictive Technology Model (PTM), http://ptm.asu.edu.
3. F. Hasani, N. Masoumi, Crosstalk and delay optimization techniques for nano scale interconnects, in: 2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era, Rabat, pp. 159-163, 2007.
4. K.T. Tang, E.G. Friedman, Delay and power expressions characterizing a CMOS inverter driving an RLC load, in: Proceedings of the IEEE International Symposium Circuits and Systems, pp. 4.269–4.272, 2000.
5. A. Alizadeh, R. Sarvari, On temperature dependency of delay for local, intermediate, and repeater inserted global copper interconnects, in: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 23, no. 12, pp. 3143-3147, Dec. 2015.