Design of reversible logic based full adder in current-mode logic circuits-Reference-Cited by-同舟云学术

Design of reversible logic based full adder in current-mode logic circuits

Published:2020-07 Issue: Volume:76 Page:103100
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Sharmila Devi S.,Bhanumathi V.

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference25 articles.

1. Stability Enhancing SRAM cell for low power LUT Design;Swamynathan;Microelectronics Journal,2020

2. Design of reversible logic ALU using reversible logic gates with low delay profile;Rangari;International Journal of Advanced Research in Computer and Communication Engineering,2015

3. Strategies & methodologies for low power vlsi designs: a review;Kaur;International Journal of Advances in Engineering & Technology,2011

4. Adder designs using reversible logic gates;Lala;WSEAS Transactions on Circuits and Systems,2010

5. VLSI Implementation of Reversible Logic Gates Cryptography with LFSR key;Karunamurthi;Microprocessors and Microsystems,2019

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Novel and Voltage Resilient Design of Ultra-High-Speed Low Power Keeper Based Full Adder;Circuits, Systems, and Signal Processing;2024-08-23

2. Enhanced Low-Power Digital Signal Processing via a Novel Reversible MCML-Based Carry Select Adder;Traitement du Signal;2024-04-30

3. Design of an Efficient Reverse Carry Propagate Adder for Area Consumption on VLSI;2024 International Conference on Recent Advances in Electrical, Electronics, Ubiquitous Communication, and Computational Intelligence (RAEEUCCI);2024-04-17

4. CMOS full adder cells based on modified full swing restored complementary pass transistor logic for energy efficient high speed arithmetic applications;Integration;2024-03

5. Adiabatic reversible computing;Making IT Sustainable;2024