IRHT: An SDC detection and recovery architecture based on value locality of instruction binary codes-Reference-Cited by-同舟云学术

IRHT: An SDC detection and recovery architecture based on value locality of instruction binary codes

Published:2020-09 Issue: Volume:77 Page:103159
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Tajary Alireza,Zarandi Hamid R.,Bagherzadeh Nader

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference54 articles.

1. Exhaustive single bit fault analysis. A use case against Mbedtls and OpenSSL's protection on ARM and Intel CPU;Carré;Elsevier J. Microprocess. Microsyst.,2019

2. Test pattern generation using thermometer code counter in TPC technique for BIST implementation;Jamal;Elsevier J. Microprocess. Microsyst.,2019

3. Silent data corruption and embedded processing with NASA's SpaceCube;Zick;IEEE Embed Syst. Lett.,2012

4. Assessment of the impact of cosmic-ray-induced neutrons on hardware in the roadrunner supercomputer;Michalak;IEEE Trans. Device Mater. Reliabil.,2012

5. Adaptive impact-driven detection of silent data corruption for HPC applications;Di;IEEE Trans. Parallel Distrib. Syst.,2016

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An automated framework for selectively tolerating SDC errors based on rigorous instruction-level vulnerability assessment;Future Generation Computer Systems;2024-08

2. GCFI: A High Accurate Compiler-based Fault Injection for Transient Hardware Faults;2022 CPSSI 4th International Symposium on Real-Time and Embedded Systems and Technologies (RTEST);2022-05-30

3. Software-based Control-Flow Error Detection with Hardware Performance Counters in ARM Processors;2022 CPSSI 4th International Symposium on Real-Time and Embedded Systems and Technologies (RTEST);2022-05-30

4. CLEAR: A Cross-Layer Soft Error Rate Reduction Method Based on Mitigating DETs in Nanoscale Combinational Logics;Microprocessors and Microsystems;2021-09

5. SDC Error Detection by Exploring the Importance of Instruction Features;Wireless Algorithms, Systems, and Applications;2021