Design and comparative analysis of D-Flip-flop using conditional pass transistor logic for high-performance with low-power systems-Reference-Cited by-同舟云学术

Design and comparative analysis of D-Flip-flop using conditional pass transistor logic for high-performance with low-power systems

Published:2019-07 Issue: Volume:68 Page:92-101
ISSN:0141-9331
Container-title:Microprocessors and Microsystems
language:en
Short-container-title:Microprocessors and Microsystems

Author:

Murugasami R.,Ragupathy U.S.

Publisher

Elsevier BV

Subject

Artificial Intelligence,Computer Networks and Communications,Hardware and Architecture,Software

Reference26 articles.

1. Clocked CMOS calculator circuitry;Suzuki;IEEE J. Solid-State Circuits,1973

2. Design perspective of low power, high efficiency shift registers;Marufuzzaman;J. Theor. Appl. Inf. Technol.,2015

3. Low-power clock distribution using a current-pulsed clocked Flip-flop;Islam;IEEE Trans. Circuits Syst I,2015

4. Level-converting retention Flip-flop for reducing standby power in ZigBee SoCs;Park;IEEE Trans. Very Large Scale Integr. VLSI Syst.,2015

5. D. Gluzer and S. Wimer, “Probability-driven multi bit Flip-flop design optimization”, Available at http://www.eng.biu.ac.il/segalla/computer-engineering-tech-reports/, pp. 1–16, Feb. 2015.

Cited by 12 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Comparative Study of D-Type Flip-Flop Architecture Using 90-nm and 45-nm CMOS Technology for High-Performance and Low-Power Systems;2024 IEEE Conference on Computer Applications (ICCA);2024-03-16

2. An Improved Design of Absolute-value Detector by Using Optimized Ripple Adder;Journal of Physics: Conference Series;2023-09-01

3. A glitch free variability resistant high speed and low power sense amplifier based flip flop for digital sequential circuits;Engineering Research Express;2023-08-24

4. Design and Analysis of CNTFET based Dynamic Comparator;2023 4th International Conference on Electronics and Sustainable Communication Systems (ICESC);2023-07-06

5. Setup and Hold Time Analysis of D Flip-Flop based on CMOS and GNRFET;2023 IEEE 3rd International Conference on Technology, Engineering, Management for Societal impact using Marketing, Entrepreneurship and Talent (TEMSMET);2023-02-10