1. Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors;Meyer;IEEE Transactions on Computers,2005
2. N. Banerjee, P. Vellanki, K.S. Chatha, A power and performance model for network-on-chip architectures, in: Proceedings of the Design, Automation and Test in Europe (DATE’04), Paris, France, 2004, pp. 21250–21256.
3. Managing power consumption in networks on chips;Simunic;IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2004
4. S. Bhat, Energy models for networks-on-chip components, Master’s thesis, Technische University Eindhoven, Eindhoven, Netherlands, December 2005.
5. Saving power by synthesizing gated clocks for sequential circuits;Benini;IEEE Design and Test,1994