1. Efficient test response compression for multiple-output circuits;Chakrabarty,1994
2. Test response compaction using multiplexed parity trees;Chakrabarty;IEEE Trans. Comput. Aided Des. Integr. Circ. Syst.,1996
3. An improved output compaction technique for built-in self-test in VLSI circuits;Das,1995
4. Synthesis of zero-aliasing elementary-tree space compactors;Pouya,1998
5. A novel approach to designing aliasing-free space compactors based on switching theory formulation;Das,2001