Author:
Vanlalchaka Reginald H.,Maity Reshmi,Pratap Maity Niladri
Reference49 articles.
1. “Low-power digital systems based on adiabatic-switching principles”,IEEE Trans;Athas;Very Large Scale Integr (VLSI) Syst, Dec,1994
2. “Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application”, IEEE Trans. Very Large Scale Integr;Chanda;(VLSI) Syst, Dec,2015
3. N. Anuar et al., “LSI implementation of low-power 4_4-bit array two-phase clocked adiabatic static CMOS logic multiplier,” Microelectron. J., pp.244–249, vol. 43, Jan. 2012.
4. An efficient charge recovery logic circuit;Moon;IEEE J Solid-State Circuits,1996
5. Pass-transistor adiabatic logic using single power-clock supply;Oklobdzija;IEEE Trans Circuits Syst II,1997
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献