1. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, in: Proceedings of the Design Automation Conference, 2001, pp. 684–689.
2. Jingcao Hu, R. Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, in: Proceedings of the ASP-DAC 2003. Asia and South Pacific Design Automation Conference, 21–24 January, 2003, pp. 233–239.
3. S. Murali, G. De Micheli, Bandwidth constrained mapping of cores onto NoC architectures, in: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 2, February 2004, pp. 896–901.
4. G. Ascia, V. Catania, M. Palesi, Multi-objective mapping for mesh-based NoC architectures, in: CODES + ISSS 2004. International Conference on Hardware/Software Codesign and System Synthesis, 8–10 Sept. 2004, pp. 182–187.
5. L. Benini, Application Specific NoC Design, in: Proceedings of the Design, Automation and Test in Europe, vol. 1, 6–10 March, 2006, pp. 1–5.