Funder
Nanjing University of Posts and Telecommunications
Subject
Hardware and Architecture,Software
Reference26 articles.
1. Li, J., Chen, J. -J., Agrawal, K., Lu, C. -Y., Gill, C. D. & Saifullah, A. (2014). Analysis of Federated and Global Scheduling for Parallel Real-Time Tasks.In 26th Euromicro Conference on Real-Time Systems, ECRTS 2014. pp.85-96.
2. Venkat, A. & Tullsen, D. M. (2014). Harnessing ISA diversity: Design of a heterogeneous-isa chip multiprocessor. In ACM/IEEE 41st International Symposium on Computer Architecture, ISCA 2014, Minneapolis, MN, USA, June 14-18, 2014. IEEE Computer Society, pp. 121-132.
3. Zynq-7000SoC [online],2018
4. OMAP [Online],2018
5. . Tegra Processors [online], 2018, https://www.nvidia.com/object/tegra.html.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. DeepSlicing;Advances in Computational Intelligence and Robotics;2023-12-29
2. Efficient Response Time Bound for Typed DAG Tasks;2023 IEEE 29th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA);2023-08-30
3. Data Security Aware and Effective Task Offloading Strategy in Mobile Edge Computing;Journal of Grid Computing;2023-07-10
4. Online energy-efficient scheduling of DAG tasks on heterogeneous embedded platforms;Journal of Systems Architecture;2023-07
5. Type-Aware Federated Scheduling for Typed DAG Tasks on Heterogeneous Multicore Platforms;IEEE Transactions on Computers;2023-05-01