1. F.-X. Standaert, S.B. Ors, B. Preneel, Power analysis of an FPGA implementation of Rijndael: is pipelining a DPA countermeasure? in: Marc Joye, Jean-Jacques Quisquater (Eds.), Sixth International Workshop Cryptographic Hardware and Embedded Systems (CHES), Lecture Notes in Computer Science, vol. 3156, Springer, 2004, pp. 30–44.
2. F. Rodriguez-Henriquez, N.A. Saqib, A. Diaz-Perez, 4.2Gbit/s single-chip FPGA implementation of AES algorithm, Electron. Lett. 39 (2004) 1115–1116.
3. A. Hodjat, I. Verbauwhede, A 21.54Gbits/s fully pipelined AES processor on FPGA, in: IEEE Symposium on Field-Programmable Custom Computing Machines, California, April 2004.
4. P. Chodowiec, K. Gaj, Very compact FPGA implementation of the AES algorithm, in: Proceedings of the Fifth International Workshop on Cryptographic Hardware and Embedded Systems – CHES 2003, Cologne Germany, September 2003, LNCS 2779, Springer, 2003, pp. 319–333.
5. J.P. Kaps, G. Gaubatz, B. Sunar, Cryptography on a spec of dust, IEEE Comput. 40 (Febuary) (2007) 38–44.