1. W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, Design Automation Conference Proceedings, (2001) 684–689.
2. Network-On-Chip design and synthesis outlook;Atienza;Integr. VLSI J,2008
3. S. Murali, D.G. Micheli, Bandwidth constrained mapping of cores onto NoC architectures, Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 2, pp. 896–901, Feb. 2004.
4. G. Ascia, V. Catania, M. Palesi, Multi-objective mapping for mesh-based NoC architectures, Hardware/Software Codesign and System Synthesis, 2004. CODES+ISSS 2004. International Conference on, pp. 182–187, 8–10 Sept. 2004.
5. L. Benini, Application specific NoC design, design, automation and test in Europe, 2006. DATE ’06. Proceedings, vol. 1, pp. 1–5, 6–10 Mar. 2006.