Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing-Reference-Cited by-同舟云学术

Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing

Published:2019-05-10 Issue:6440 Volume:364 Page:570-574
ISSN:0036-8075
Container-title:Science
language:en
Short-container-title:Science

Author:

Fuller Elliot J.¹,Keene Scott T.²^ORCID,Melianas Armantas²^ORCID,Wang Zhongrui³^ORCID,Agarwal Sapan¹^ORCID,Li Yiyang¹,Tuchman Yaakov²,James Conrad D.⁴^ORCID,Marinella Matthew J.⁴,Yang J. Joshua³^ORCID,Salleo Alberto²^ORCID,Talin A. Alec¹^ORCID

Affiliation:

1. Sandia National Laboratories, Livermore, CA, USA.

2. Department of Materials Science and Engineering, Stanford University, Stanford, CA, USA.

3. Department of Computer Science and Electrical Engineering, University of Massachusetts Amherst, Amherst, MA, USA.

4. Sandia National Laboratories, Albuquerque, NM, USA.

Abstract

Ionic floating-gate memories Digital implementations of artificial neural networks perform many tasks, such as image recognition and language processing, but are too energy intensive for many applications. Analog circuits that use large crossbar arrays of synaptic memory elements represent a low-power alternative, but most devices cannot update the synaptic weights uniformly or scale to large array sizes. Fuller et al. developed an integrated device, ionic floating-gate memory, that has the gate terminal of a redox transistor electrically connected to a diffusive memristor. This low-power device enabled linear and symmetric weight updates in parallel over an entire crossbar array at megahertz rates over 10 9 write-read cycles. Science , this issue p. 570

Funder

National Science Foundation

Basic Energy Sciences

Sandia National Laboratories’ Laboratory Directed Research and Development Program

Publisher

American Association for the Advancement of Science (AAAS)

Subject

Multidisciplinary

Reference33 articles.

1. Deep learning

2. Scaling for edge inference of deep neural networks

3. A. Coates B. Huval T. Wang D. Wu B. Catanzaro N. Andrew in Proceedings of the 30th International Conference on Machine Learning S. Dasgupta D. McAllester Eds. (Proceedings of Machine Learning Research 2013) vol. 28 pp. 1337–1345.

4. N. P. Jouppi et al . in 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA) (ACM 2017) vol. 1 pp. 1–12.

5. M. J. Marinella S. Agarwal A. Hsia I. Richter R. Jacobs-Gedrim J. Niroula S. J. Plimpton E. Ipek C. D. James Multiscale co-design analysis of energy latency area and accuracy of a ReRAM analog neural training accelerator. IEEE J. Emerg. Sel. Top. Circuits Syst . 8 86–101 (2018). 10.1109/JETCAS.2018.2796379

Cited by 543 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. BiFeO3/SrTiO3 superlattice-like based ferroelectric memristors with pronounced artificial synaptic plasticity;Journal of Alloys and Compounds;2024-12

2. Emerging Optoelectronic Devices for Brain‐Inspired Computing;Advanced Electronic Materials;2024-09-09

3. Two-dimensional fully ferroelectric-gated hybrid computing-in-memory hardware for high-precision and energy-efficient dynamic tracking;Science Advances;2024-09-06

4. Area- and Power-Efficient Compute-in-Memory Macro Based on Oxide Semiconductor 2T0C eDRAM With Cell-System Co-Optimization;IEEE Transactions on Electron Devices;2024-09

5. Prospects and challenges of electrochemical random-access memory for deep-learning accelerators;Current Opinion in Solid State and Materials Science;2024-09